]> mj.ucw.cz Git - pciutils.git/commit
projects / pciutils.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6f17279) | patch
pcilmr: Fix margining for ports with Lane reversal
authorNikita Proshkin <n.proshkin@yadro.com>
Mon, 27 May 2024 15:22:55 +0000 (18:22 +0300)
committerMartin Mares <mj@ucw.cz>
Mon, 27 May 2024 16:22:21 +0000 (18:22 +0200)
commit0e9018e3df2e208c9e5c059d8a84ff0ce71a0f69
tree856f456d43222d5e7a18196a37a9fe7d37483caftree | snapshot
parent6f172791e2dbb954abda0e692c0e4e8a4906d48bcommit | diff
pcilmr: Fix margining for ports with Lane reversal

Current implementation interacts only with first Negotiated Link Width
lanes even when Maximum Link Width for the port is bigger than that and
Lane reversal is used. Utility in such situation may try to margin lane
which is not used right now and erroneously fail with
'Error during caps reading' message. Fix that behaviour.

Signed-off-by: Nikita Proshkin <n.proshkin@yadro.com>
lmr/lmr.h diff | blob | history
lmr/margin.c diff | blob | history
lmr/margin_hw.c diff | blob | history
lmr/margin_log.c diff | blob | history
The PCI Utilities